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ABSTRACT 
This report summarizes the design of a digital frequency 
synthesizer fo~ _ airborne distance measuring equipment. 
It is the purpose of the frequency synthesizer to pro-
vide a stable frequency source for the local oscillator of the 
airborne receiver and for the power amplifiers in the transmitter 
chain. 
The synthesizer is required to furnish a frequency 
ranging from 260.250 mHz to 287.50 mHz in channel steps of 250kHz 
at a power level of +7.0 dBm. The stability of the frequency must 
be greater than .005% over the temperature range of from minus 
45 degrees centigrade to plus 55 degrees centigrade, requiring 
a crystal controlled source. Digital techniques are employed 
using two crystal controlled oscillators to synthesize all 
required channel frequencies. 
Linear circuits using standard configurations are 
employed for the oscillators, buffers, and mixers. Primary 
attention is paid to optimizing the transient characteristics 
of the synthesizer which employs programmable digital counters 
to change the division ratio in a phase locked loop. Decoding 
is provided to interface the modulus of the counters with the 
aircraft cockpit controls. 
iv 
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DEVELOPMENT OF A DIGITAL FREQUENCY SYNTHESIZER 
FOR DISTANCE MEASURING EQUIPMENT 
1.1 INTRODUCTION 
A stable frequency source which ranges from 1041 to 
1150 MHz in 1.0 MHz steps is to be developed. Economic and 
technical considerations show that it is practical to synthesize 
a frequency ranging from 260.25 MHz to 287.50 MHz in steps of 
250 kHz to be multiplied by four in a later stage. The multiplied 
output which ranges from 1041 to 1150 MHz is then used to provide 
both drive for the transmitter and a local oscillator signal for 
the receiver. A block diagram of this general approach is shown 
in Figure 1. 
Using this approach, the drive level into the multiplier 
must be at least +7.0 dBm across the synthesizer band. 
ANT 
r-J~ Transmitter ... -
Synthesizer 
,.._ X4 ~ , 
Multiplier 
ANT 
-1 Receiver .... 260.25-287.50 MHz 1041-1150 MHz -
Figure 1. Block Diagram of Total System Approach 
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Economic considerations dictate that frequency mixing 
be employed to reduce the VHF output frequency to a lower 
frequency where low-cost logic may be employed to lock the phase 
of the output frequency to the phase of a single low frequency 
reference crystal controlled oscillator. 
The block diagram of the general system concept of the 
digital frequency synthesizer is presented in Figure 2. 
The primary technical requirements for the synthesizer 
are: 
1. Maximum time between channel changes should not 
exceed 100 milliseconds. 
2. Spectral purity of the output of the voltage con-
trolled oscillator must be maintained such that 
all frequencies except the carrier fundamental 
are suppressed greater than 60 dB. 
3. The output level must be greater than +7.0 dBm 
across the band from 260.25 MHz to 287.50 MHz. 
To Multiplier ~---. 
Voltage 
Controlled 
Oscillator 
Error 
Voltage 
Frequency 
Offset 
Programmable 
Divider 
Reference 
Oscillator 
Figure 2. Block Diagram of General System Concept 
1.2 PREDESIGN CONSIDERATIONS 
The following electrical and mechanical guidelines 
shall apply in the design phase of the digital frequency 
synthesizer. 
1. All digital integrated circuits shall be from the 
low cost 7400 series wherever possible. 
3 
2. The unit must function with required output level, 
frequency tolerance, and spectral purity over the 
temperature range from -40°C to +55°C. 
3. Minimum size must be attained. The maximum size 
allotted for the synthesizer and code translator 
shall be 9.5" x 4.0". 
4. Troubleshooting must be as simple as possible. 
No technique shall be used which will lead to 
expensive repair time. 
5. All devices shall be low cost, solid state, and 
readily available. 
The phase-locked digital loop shall employ a digital 
phase detector whose output is used to control a voltage sensitive 
oscillator. If the output frequency and the reference frequency 
are synchronous in phase, the system is said to be locked. If 
the phase of the VCO (voltage controlled oscillator) begins 
to either lead or lag the phase of the reference oscillator, 
a correction voltage is generated which restores the phase 
4 
synchronization. In this way a free running oscillator may be 
given crystal controlled stability. 
Digita~ _ ~+equency synthesizers in general have certain 
problem areas which must be dealt with in a system concept. A 
complete awareness of these areas must be reached in order to 
begin a paper design. The major areas are presented here. 
1. Any phase change in the high frequency oscillator 
is reduced in magnitude by the division ratio of 
the counters. Since the division ratio (modulus) 
changes from channel to channel, the phase error 
presented to the phase detector becomes a function 
of channel selection. 
2. A voltage controlled oscillator using voltage 
sensitive capacitors, or varactors, has a non-
linear frequency versus voltage characteristic 
resulting from the varactor's exponential volt-
age characteristic. As the control voltage changes 
across the band, the amount of control any correction 
voltage can exert will vary. 
3. The characteristics of the digital phase detector 
employed must not be susceptible to false errors 
associated with harmonics of the input signals and 
must be able to detect frequency as well as phase 
differences. This allows the capture range of the 
5 
loop to be equal to the lock range. With this 
constraint, many limits imposed on the system 
by linear forms of phase detection are eliminated. 
-.-
4. The output of any digital phase detector contains 
harmonics of the lowest frequency present which, in 
a locked condition, will be the reference frequency. 
If these harmonics are allowed to reach the VCO 
they will created undesired sidebands on the carrier 
and severely degrade the spectral purity. 
5. While the system is acquiring lock, many undesired 
frequencies are present at the output. The trans-
mitter must be prevented from turning on until the 
system becomes locked. 
6. The phase of the various signals through both the 
digital and linear devices will be susceptible to 
noise on the supply voltage lines. The sensitivities 
of each device to supply voltage variations must be 
considered and additional regulation provided if 
necessary. 
7. The time required to change output frequencies and 
reach a stable condition, or lock time, is usually 
a major constraint in digital synthesizers. However, 
for DME (distance measuring equipment) applications, 
where the system is not expected to respond instantan-
eously to a channel change, the lock time is not a 
6 
critical area. Other timing constraints in the 
system allow a synthesizer lock up time of at least 
100 milliseconds, which is an order of magnitude 
- . -
longer than the state of the art is capable of. 
This relaxed constraint simplifies the trade-offs 
required to generate desirable closed loop transient 
performance. 
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1.3 INITIAL DESIGN 
It is the purpose of a digital frequency synthesizer to 
gener~te a band or crystal controlled frequencies in the VHF 
(very high frequency) band from 260.25 to 287.50 MHz by using 
a voltage controlled oscillator (VCO) whose output frequency 
is phase locked to a low frequency standard. 1 The approach used 
will take the form of a digital divider inserted in the feedback 
path of a phase locked loop. Such an approach is illustrated in 
Figure 3. 
Reference 
Input 
Low Pass 
Filter 
Programmable 
Divider 
vco 
Figure 3. Phase Locked Loop with Divider Network 
base 
Locked 
Output 
A low pass filter is inserted between the phase detector 
and the VCO for two reasons: 
1. To filter the output of the phase detector and 
minimize any spurious frequencies which may be 
presented to the VCO. 
1Dick Brubaker, An ADF Frequency SYQthesizer Using Phase 
Lock Loop I/Cs Motorola Applications Note AN-564, (Phoenix, Arizona: 
Motorola Semiconductor Products Inc., 1972), p.2. 
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2. To govern the transient response of the loop for 
both open and closed loop operation. 
For the ~~ase inputs of the phase detector to be synch-
ronous, the output frequency must be N times the reference 
frequency. By changing the division ratio N, the output frequency 
can be made to be any integral multiple of the reference 
frequency. In this manner a very high frequency can be made to 
step in increments and remain phase locked to the reference. 
If the reference frequency is equal to the channel spacing (for 
this general model in Figure 3), the output channel frequency 
can be selected by choosing a proper division ration (N) in the 
divider. 
The reference source in the loop consists of a crystal 
controlled oscillator which is divided by means of a fixed 
divider to obtain the desired reference input. Because of a 
size and price tradeoff in crystals, it is generally desirable 
to use crystals above approximately three megahertz in reference 
oscillator designs. In this design, a 4 MHz oscillator was used 
as a source to be divided to the proper reference frequency. 
2 The transistor-transistor (T L) logic selected for use 
in the variable modulus counter will have an upper frequency 
range of approximately 20 MHz when used as a variable divider. 
It is desirable to shift the VCO frequency to this range without 
reducing the frequency error which is presented in the unlocked 
condition. This can be done by mixing the VCO frequency with a 
9 
crystal controlled frequency and using the resulting intermediate 
frequency as the effective input to the variable dividers. 2 Since 
VCO output frequency is sensitive to variations in temperature, 
~.-
the mixing frequency must be removed from the output frequency 
band by as large a separation as possible to insure that the 
VCO frequency will not swing below the mixing frequency and 
provide a result which would generate a correction voltage of 
the wrong magnitude. However, in order to present a frequency 
to the variable divider which does not exceed the speed limitation 
of the logic, the mixing frequency should be selected to be as 
close to the band to be shifted as possible. 
A compromise is made where the initial intermediate 
frequency is handled by the higher speed ECL family in a fixed 
divider whose output is then used to drive the programmable 
dividers (TTL). 
Emitter-coupled logic was chosen for the fixed divider 
over the other forms available (Shottky, High-Speed TTL) because 
of the ease of constructing a suitable driving circuit. As the 
output of the mixer chosen will be typically 30 millivolts, 
(any higher levels may create a spurious output suppression 
problem) it is necessary to get this relatively low level 
signal into a logic form as quickly and as cheaply as possible. 
2J. Stinehelfter and J. Nichols, A Digital Frequency 
Synthesizer for ·an AM ·and ·FM ·Receiver Fairchild Semiconductor 
Applications Note 201 (Mountain View, California: Fairchild 
Semiconductor, 1971) p.2. 
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As ECL requires a lower voltage swing to drive it, a driver was 
designed around an ECL triple line receiver with the first 
two sections biased in the linear mode. Typical performance 
- . -
with this low cost technique is to obtain reliable ECL output 
swings of less than 3 millivolts at frequencies in excess of 
100 MHz over the full temp range. Furthermore, the cost of 
this arrangement is substantially the same as a discrete amplifier 
which could drive TTL at reduced performance levels. The extra 
margin on frequency response is desirable as the VCO will 
always overshoot when being channeled from the low end of the 
band to the high end, the amplifier divider chain must be able 
to accommodate this upper frequency limit or no signal at all 
would be sent to the variable divider. With these arguments, 
the ECL approach is used and is presented in Figure 4. Note 
that the highest frequency applied to the variable divider is 
now 9.4375 MHz which will allow substantial overshoot before 
the 20.0 MHz speed limit is approached. 
(VCO) 
260.250 
287.50 
Mixer 
37.75 MHz 
10.5 MHz 
Wide band 
~p 
(Offset) 
249.75 
To 
Programmable 
Divider 
9.4375 MHz 
2.625 MHz 
Figure 4. Frequency Scheme Using ECL Approach 
ECL 
+4 
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As a fixed divder has been inserted before the variable 
divider, the output frequency equation now becomes: 
F = (4) (N) F 
. -.- out ref 
The required reference frequency to produce a 250 kHz 
channel step becomes 62.5 kHz, a result of adding a fixed 
divider in the loop. Consequently, 62.5 kHz must be supplied 
at the reference input to the phase detector. Economic considera-
tions reveal that a feasible approach is to use a crystal 
oscillator at a fundamental frequency of 4.0 MHz and a fixed 
2 divide by sixty-four circuit consisting of six T L flip-flops 
in two packages connected as ripple counters. The general block 
diagram for the synthesizer is presented in Figure 5. 
Summing the frequencies involved around the loop and 
referring to Figure 6, an evaluation can be written for the 
output frequency. 
F t = (62.5 kHz) (4 N) + (3 x 83.250 MHz) 
ou 
For an F t which ranges from 260.250 to 287.50 MHz, the required 
ou 
range of N is from 42 to 151. However, the mechanics of the 
programmable divider are such that the actual count performed 
by the divider will be two greater than the count appearing 
on the data input lines. Thus the data input must be coded 
from N = 40 to N = 149. 
The mixer employed will provide only limited isolation 
of the input frequencies from port to port. Additionally, the 
output of a low-cost VCO will not be sufficient to drive either 
12 
the multiplier Which follows the synthesizer or the mixer 
employed, both of which require +7 dBm for proper operation. 
Therefore, two buffers will be used to provide increased 
- . -
isolation and gain. 
To provide noise immunity from the supply voltage 
for the sensitive VCO and buffer circuitry, an internal voltage 
regulator will supply a stable source voltage for these elements. 
The block diagram for the final synthesizer system is 
presented in Figure 6. 
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2.1 VOLTAGE CONTROLLED OSCILLATOR 
The purpose of the voltage controlled oscillator is 
to provide an output frequency which is a function of the 
control voltage presented to it. The circuit configuration 
chosen is a modified Clapp which uses a varactor in series with 
Cl 
Output 
B- v bias 
B+ 
L 
Figure 7. VCO Circuit Configuration 
Varactor 
the tank inductance. As the output frequency must vary from 
260.250 MHz to 287.50 MHz, the actual range of the VCO must be 
16 
greater to allow for overshoot of the phase lock loop during the 
acquisition of the desired frequency. As stability and spectrum 
purity are the major criteria here, we shall not be concerned 
with power output at this point. Two buffers shall be used to 
provide the required +7 dBm into the output load channel and 
the synthesizer feedback channel. This approach eases the 
design requirements upon the VCO and provides substantial 
isolation between the load and the VCO and between the load 
and the offset oscillator. The circuit configuration for the 
VCO in simplified form is presented in Figure 7. 
Appropriate bias levels are easily determined by the 
design sheets of the transistor selected and the effort here 
is primarily to arrive at suitable values for the tank components 
in the VCO. The stray capacitance of the transistor base is 
estimated to be about five picofarads which will appear across 
the tank in the form of a fixed capacitance. 
A varactor is normally specified at four volts reverse 
bias and a wide range of standard values are available. The 
capacitance versus voltage characteristics for a varactor is 
of the form: 
-N 
c = < ) (v + .65) + c 
v c4volts - cpkg 4.65 pkg 
where V = applied reverse voltage 
C = varactor package capacitance (typ •• 2 pf) pkg 
N = a constant which will be in the neighborhood 
of .47 
The last arbitrary specification is the range of the 
input tracking voltage which is used to tune and control the 
VCO. The minimum reverse voltage which can be applied to a 
varactor, a DC level, should be greater than the highest 
voltage developed by the oscillations, which in turn is 
dependent upon the ratio of the feedback capacitance, Cl 
and C2 in Figure 7. As an operational amplifier will be 
incorporated in the low pass element which will provide the 
control voltage, there is some flexibility in this selection. 
17 
A computer program was written to calculate the values 
of inductance and fixed capacitance as a function of various 
ranges of tracking voltages and varactors available. A 
selection was then made based on the amount of fixed capacitance 
required versus the minimum reasonable inductance, a direct 
trade-off in this circuit configuration. The results are 
presented in Table 1. 
If by arbitrary selection Cl = C2 = 8 pf, this gives a 
minimum fixed tank capacitance of 9 pf, without having an 
adjustment. Since an adjustment is desirable to compensate 
for tolerances, those varactors which require a fixed cap-
acitance less than 9 pf can be eliminated. 
The remaining constraint is the inductance value which 
should be made as large as possible to minimize the effect 
of track inductance when using printed circuit construction. 
This will yield a compromise value for the varactor by which 
all other circuit constraints may be met. 
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Having selected the circuit constants, the primary 
item of interest is the VCO transfer function. The nonlinear 
transfer function of the varactor yields a frequency output 
which has a changing relationship with respect to the control 
voltage. By differentiating the output frequency with respect 
to the control voltage we can find the VCO transfer function 
Kv at any point in the band of interest. 
Kv fl - llf For N' 168, Kv 5 MHz/v = 31.5 MR/s = = = f=fl Vl - llV 
For N' = 604, Kv = 2.5 MHz/v = 15.7 Mr/s 
These transfer functions represent the VCO gain constant at the 
bottom end (N' = 168) and top end (N' = 604) of the band and 
will be useful when the loop characteristics are determined. 
When channeling from the high end of the band to the 
low end, the control voltage will tend to overshoot the stable 
value as will be discussed in the section on loop character-
istics. The voltage which biases the varicap will then fall 
to a value lower than the four volts which is required to establish 
lock at 260.250 MHz. In this range of reverse bias, the varactor 
capacitance is changing in value very rapidly and the possibility 
exists that the VCO frequency will go velow the offset oscillator 
frequency of 249.75 MHz and form an erroneous product which will 
drive the system out of lock. To eliminate this possibility, a 
voltage clamp will be incorporated in the tracking line which will 
prevent any excursion capable of producing this effect. 
2.2 PROGRAMMABLE DIVIDER 
The purpose of the programmable divider is to provide 
an output frequency which is related to the input frequency 
---
by a fixed division ratio which may be selected by applying 
suitable inputs to a system of digital counters. There are 
many such devices available on the market with the selection 
of the 74190 based on purely economic considerations. The 
general outline of this device and an explanation of the 
various functions 3 is presented in Figure 8. 
In operation a pulse train is applied to the clock 
input. If at some point in time the "Load" input is brought 
low, the counter will assume the states of the data which 
is present on lines A, B, C and D. If the load signal is 
removed (brought high), the next positive edge of the clock 
pulse will decrement the counter until BCD zero (0000) is 
reached. At this point the "Max/Min" output goes high. As 
the clock goes low the ripple carry output will fall. The 
next positive clock transition resets the counters to BCD 
nine (1001), clears the ripple carry to high, and enters the 
normal down counting sequence of dividing by ten. This 
device is capable of being preset to any initial count from 
zero to nine by applying an initial count in BCD to the 
proper input lines. 
20 
3Fairchild Semiconductor TTL Data Book (Mountain View: 
California, Fairchild Semiconductor, 1972), p. 8-292. 
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A B c D 
E M/M 
CK 74190 
...... - R/C D/U 
Programmable Divider Chip Operations 
Enable "High" inhibits counting, disables R/C 
Clock Device triggers on low to high transition 
"Down/Up" ("High" utilizes device as a down 
counter) 
Max/Min When BCD word in counters is zero (0000), this 
output goes "high" for full clock period. 
Data inputs with "A" the least significant bit 
Load When held "low" data on A,B,C,D lines is jam 
loaded onto Qa, Qb, Qc, Qd independent of clock 
state. 
Qa,Qb,Qc,Qd Outputs of the four internal counters with Qa 
the least significant bit. 
R/C "Ripple carry". When Max/Min line goes high 
this output goes low for the width of the low 
portion of the clock pulse. 
Figure 8. 74190 Programmable Divider Integrated Circuit 
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Two or more counters may be cascaded to give higher 
division ratios. Figure 9 illustrates the technique used 
when dividing by the integer 146. 
- . -
6 4 1 r 
' 
( \ I 
' 0 1 1 0 0 0 1 0 1 0 0 0 
CK R/CI---- -~~~~~~~ CK R/C CK 
L 
F in Load Input 
Figure 9. Cascade Configuration for Division by Fixed Integer 
This example is used to provide one low to high transition 
on output for every 146 low to high transitions on the input 
following a load pulse. After the load pulse disappears, the 
BCD words 6 (0110), 4 (0010), and 1 (1000) are present in the 
counters. The first positive transition of the clock pulse 
decrements counter #1 to five (1010). The sixth positive 
transition decrements counter #1 into the zero state. The 
negative transition of the sixth clock pulse forces the ripple 
carry low. The next positive clock transition clocks counter #1 
to nine (1001) and raises the ripple carry to a high level, 
clocking counter #2 from 4 to 3. The seventeenth clock pulse 
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decrements counter #2 from 3 to 2. The forty seventh clock 
pulse will decrement counter #3 to zero and ninety-nine clock 
pulses later all counters are in the zero state. If the 
existence of this zero state is used as the output, 146 input 
pulses are required to produce an output state. If this 
output state is used to activate the load enable, the circuit 
will continuously divide the input pulse train by the BCD word 
present on the data terminals. 
Since the highest division ratio required by the system 
shown in Figure 9 is less than 1999, a single flip-flop with 
appropriate gating for the load enable is used for counter #3. 
A divider of this type is limited by the maximum rate 
that the device can be made to load without missing a clock 
pulse. There is a delay in the Max/Min element which senses 
an all zero count, or terminal state, and a required time that 
the load enable must be low to ensure that all counters are 
fully loaded. By adding the delay times involved on a worst 
case basis (see Table 2), the maximum divide frequency can be 
obtained. Figure 10 illustrates a typical divider in Which 
the terminal state is used to directly provide the loading pulse. 
The procedure used in Table 2 is based on the typical 
and worst case specifications of the 74190 as can be obtained 
from the data sheet supplied by the manufacturer. The minimum 
time required between clock transitions relates to a typical 
maximum clock frequency of 14 MHz and a worst case clock 
frequency of 8.1 MHz. Clearly an approach must be developed 
which will allow the divider to be used at the frequency 
required by the system in Figure 5 and allow adequate margin 
- . -
for any overshoot requirements. 
t~ 0 {) 
L L L 
CK CK CK 
M/M M/M I M/M 
I 
"' 
' G 
?:T 
Figure 10. Worst Case Analysis of Direct Loading 
Thus far the design has centered on loading the 
counters between two adjacent clock pulses. In Figure 11 
an approach is illustrated which is not subject to this 
1 . . . 4 l.mJ.tatJ.on • 
In this embodiment the terminal count clock pulse 
sets up the Max/Min count putting a low on the "D" input of 
24 
4 Phase Locked Loop Systems (Phoenix, Arizona: Motorola 
Semiconductor Products, Inc., 1973), p.86. 
Parameter 
Delay from last pulse to counter #1 Max/Min high 
Delay in gate "G" (7410 used as typical example) 
Setup time required for load pulse (BCD - 7) 
Delay in gate "G" to release of load pulse 
Delay from release of load pulse to normal clock 
Minimum time required between clock transitions 
25 
Time (ns) 
Typical Max 
28 42 
7 15 
14 22 
11 22 
11 22 
71 ns 123 ns 
Table 2. Worst Case Analysis of Direct Loading 
a flip-flop via gate "G". The next clock pulse clocks the "Q" 
output of flip-flop #1 low, causing the load state. As the 
counters load, the Max/Min condition disappears on the counters 
and gate "G" output goes high. The next clock pulse will 
reset the "Q" output of FF 111 into a high state, disabling 
the load condition. Subsequent clock pulses will resume the 
normal system countdown operation. Note that FFl is unaffected 
by clock pulses occurring at any time except when gate "G" has 
gone low (terminal count) due to the normal "D" action of the 
device. The timing diagram of this action is shown in Figure 12 
and the worst case analysis is presented in Table 3. 
Figure 12 illustrates the sequence of the various 
delays inherent in the system. The rising edge of the clock 
pulse causing the counters to reach the terminal state is Pl. 
The positive edge which clocks the control flip-flop into the 
load state is P2. Pulse P3 releases the control flip-flop from 
26 
{~ ~~ 0 
L L L 
- -
CK 111 R/c CK 112 R/C CK 113 
M/M I MlM I M/M 
G 
7J 
I 
D 
Clock in~ CK Q , 
FF 1 
Figure 11. Frequency Extender Technique for Programmable Divider 
the load state and normal countdown operation continues with 
the data words just loaded into the counters being decremented 
by each clock pulse to another terminal state. 
The limiting delay between P3 and P4 is the delay in 
FFl and the release of load information. This delay is 
negligible when compared to the P2 - P3 delays and will be 
disregarded. 
A comparison of the delays from Table 3 shows that 
the critical timing occurs between P2 and P3 which leads to 
limiting clock frequencies of 16.6 MHz typical and 9.6 MHz 
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worst case. This will be adequate for operation in the system 
as a total worst case configuration is not likely. If a 
Shottky gate and __ a_ Shottky flip-flop were used delay "D" 
would be reduced to 7 ns, delay "F" would fall to 5 ns, and 
delay "G" would drop to 5 ns resulting in a worst case clock 
frequency of 25 MHz. However, the interval between Pl and P2 
would become the limiting factor and would limit the maximum 
frequency to approximately 20 MHz Which is certainly adequate 
for performance in this system. Since Shottky devices are 
interchangeable with conventional TTL devices they may easily 
be substituted if production quantities lead to a problem in 
timing. 
Teriminal Into Out of 
Count Load Load 
Pl P2 P3 P4 
~ 
Clock I 
I 
A E I 
"' 
r'\ I ':' I 
Max/Min I I I I I 
I I I I 
I I I I 
I B I F G I 
n I 1(\( 'f I 
Gate "G" I I I I 
I I 
I I 
I C D I 
~
FFl "Q" r 
Figure 12. Timing Diagram of Frequency Extender Operation 
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Parameter Time (ns) 
Typical Max 
Delay "A" Max/Min state output delay 28 42 
Delay "B" Delay in Gate "G" 7 15 
Delay "C" Setup time for FFl (7474 typical) 15 20 
Total limiting delays between Pl and P2 50 ns 77 ns 
Delay "D" Propagation delay for FFl 20 40 
Delay "E" Setup time for load operation 14 22 
Delay "F" Delay in Gate "G" 11 22 
Delay "G" Setup time for FFl 15 20 
Total limiting delays between P2 and P3 60 ns 104 ns 
Table 3. Worst Case Analysis With Frequency Extension 
The final version of the variable divider is shown in 
Figure 13 with the additional circuitry which is required to 
provide for the loading operation. When channel 100 (divide by 
100) is loaded into the programmable dividers, a problem occurs 
in the loading sequence. The occurrence of P2 enables the load 
state causing all zeroes to be loaded into the first two 
counters (74190) and a high to be loaded into the last counter, 
a single 7474 type "D" flip-flop. When P2 falls since the first 
two counters are still in the Max/Min condition, a negative 
transition occurs on the R/C line into the third counter. 
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When P3 occurs, going positive, two phenomena are taking place: 
1. FFl begins to remove the load state from the 
CK 
system.!. 
2. The R/C is propagating through counters one 
and two and, after a certain delay, will cause 
a low to high transition at the input of 
counter three. 
L 
Ill 
M/M 
Clock in 
Q' 
>--...... ~cK 
L 
/12 
M/M 
D 
R/ C .____. CK 
Q 
/13 
0 
F out 
Figure 13. Final Version of Programmable Divider 
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If the 7474 load control clocks out of load before 
the R/C pulse arrives, the result is that FFl is clocked from 
a high to a low by the pulse which was supposed to remove the 
- . -
load state. The solution is incorporated into Figure 13 and 
consists of disabling the R/C function during loading by 
utilizing the "Enable" function of the 74190. 
Note that a system wired in this manner will always 
divide by two greater than the number which is loaded as data 
as the two additional clock pulses are used to enable and 
disable the load state. This presents no handicap in this system, 
however, as the count has been selected to range from 42 to 151 
in the variable divider. 
2.3 PHASE DETECTOR 
It is desireable to develop a phase comparator which 
will perform the _4u_~l functions of providing a linear output 
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as a function of the phase differences of two independent pulse 
trains when they are synchronous in frequency and providing a 
constant output whose polarity is determined by the higher 
frequency. In this manner, a frequency difference which exists 
upon channel change will cause the low pass filter to slew the 
VCO to the proper frequency where phase comparisons can be 
made. The transfer characteristics of an ideal phase - frequency 
comparator are presented in Figure 14. 
v 
out 
----------~ -Vout -v out 
Figure 14. Idealized Frequency - Phase Comparator Response 
In order to accomplish this design, one must first 
examine what occurs in two pulse trains of different rates 
(frequency). 
a) If F1 is greater than F2 , at some point there 
will be two or more occurrences of a reference 
transition of F1 which occurs in time between 
two reference transitions of F2• 
b) If F1 is greater than F2 , at no time will two 
reference transitions of F2 occur between two 
transitions of F1 . 
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These two basic ideas are illustrated in Figure 15 for 
pulse trains of different repetion rates (frequencies). 
Fl 
Fl > F2 
F2 
Fl 
Fl >> F2 
F2 
Figure 15. Pulse Rate Comparison 
33 
The problem of frequency comparison then reduces to the 
design of a network that requires two consecutive pulses on 
one of the inputs in order to change the output state from one 
state, F1 greater· than F2 , to the other state F2 greater than F1
• 
The detection of these states can be used to determine the 
direction in which the voltage controlling the VCO must travel 
in order to arrive at the desired frequency. 
For instance, if two consecutive pulses occur on the F1 
input (referenced to some transition point), the output is in 
STATE 1. This state tells the control voltage which way to go. 
If then two consecutive pulses occur on the F2 input (caused by 
the VCO overshooting the proper frequency), the ·output switches 
to STATE 2 which forces the control voltage in the opposite 
direction. 
This type of circuit can be implemented by inspection 
by using shift registers or flip-flop designs. One such design 
is presented in Figure 16 using two "D" positive edge triggered 
flip-flops and a Nand gate. The action map for the operation of 
Figure 16 is presented in Figure 17. 
From the start-up condition (A-low, B-low, Qa-low, Qb-low) 
the sequence of operation can be determined. After A is set, two 
consecutive pulses are required at B to switch the STATE 2 line 
high. Then two consecutive pulses are required at A to switch 
the STATE 1 line high. Where alternating pulses appear after 
two consecutive pulses on either line, either the STATE 1 or the 
STATE 2 line will be high for the length of time between the 
34 
STATE 1 STATE 2 
- . -
Q ' Qb D D a High High 
B 
A 
A Input CK CK B Input 
R R 
(Flip-flops are leading edge triggered type "D") 
Figure 16. Frequency/Phase Comparison Circuit 
A 1 f B 
1 0 
Figure 17. Action Map for Freq/Phase Comparator 
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positive edges of the input pulses. Furthermore, the output 
line which is pulsed high will be the same line which had the 
consecutive pulses prior to the alternating pulses. 
- . -
For clarification, if at any time the A line is high 
in frequency (compared to the B line), at some point there will 
be two consecutive pulses on it. The first pulse will reset 
both A and B and the second pulse will set A (STATE 1). States 
of the output have been selected so that STATE 1 will begin 
to lower the frequency of A. If the next pulse arrives from B, 
both devices are reset. The next pulse arriving from A puts 
the STATE 1 line high again. B again resets the devices. 
STATE 1 continually acts to pump the frequency of A down. As 
the frequency approaches that of B, STATE 1 is pulsed high for 
shorter and shorter periods of time, ceasing to exist at all 
when the positive edges of the signal are locked. If the phases 
should drift out of synchronism, either STATE 1 or STATE 2 will 
pulse depending on which direction A must go to correct for the 
drift. 
It appears then that this circuit may also be used to 
perform the phase comparison process, remaining in either STATE 1 
or STATE 2 for the time interval between positive edges. The 
circuit then satisfies the criteria for as idealized frequency -
phase detector set forth previously in Figure 14. 
It is necessary to look at all possible states of the 
circuit in order to verify that the above analysis is correct 
36 
and no states can be assumed which cannot be clocked back to 
a desireable loop. A complete state transition diagram is 
presented in Figure 18. Note that twelve of the sixteen 
-.-
possible states exist within the figure. The remaining 
states which are not accounted for are listed in Table 4. 
Inputs Outputs Action 
A B Qa Qb 
0 0 1 1 Reset 
0 1 1 1 Reset 
1 0 1 1 Reset 
1 1 1 1 Reset 
Table 4. Unstable States of Phase Detector 
However, at any time when Qa and Qb are both high, an 
unstable condition occurs which immediately rests both flip-flops. 
These reset conditions are illustrated on the transition diagram 
by the lines marked "R". 
In order to apply this design to the system, B will be 
designated as the reference frequency input (62.5 kHz) and A 
will be the signal from the VCO - variable divider channel which 
is to be controlled. When A is greater than B, the VCO frequency 
is too high. STATE 1 will be assigned to reducing the VCO 
frequency by the label "Pump Down". When A is less than B and 
STATE 2 is high, the STATE 2 line will be used to "Pump Up" the 
VCO frequency. 
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By combining the STATE 1 and STATE 2 outputs with a 
summing operation in the low pass filter, the desired correction 
voltage can be obtained. 
-.-
In Figure 19, when the STATE 2 line is high, current 
flows through Dl into Rl forcing the control voltage output 
to fall. When the STATE 2 line is low, diode Dl is reverse 
biased and the output voltage remains at its last level (minus 
offset currents and leakage which will be dealt with later). 
B CK 
Dl 
STATE 2 
Rl 
v 
ref 
STATE 1 
Qb .._----... -_-:_ __ t:_-.,-----1 Qa 
Figure 19. Low Pass Filter Pumping Operation 
CK 
Control 
Output 
A 
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When the STATE 1 line is high, the inverter pulls current from 
R1 through D2, forcing the control voltage to rise, Similarly, 
when STATE 1 is low and the inverter output is high, diode D2 
# • -
is reverse biased and the control voltage remains stable. The 
inverter is not necessary if the Q ' output is used for STATE 1. 
a 
If the varactor in the VCO is biased so that an increase 
in control causes a decrease in reverse voltage, the frequency 
of the VCO is decreased. Hence STATE 2 can reduce the control 
voltage, increase the reverse bias, and raise the VCO frequency. 
Conversely STATE 1 will reduce the VCO frequency. 
When the pulse rates are synchronous in frequency the 
action of the pump lines is to achieve a condition where the 
low to high transitions of the A and B lines will be locked 
together. When this occurs, the control voltage will remain 
at a stable level. If an error in phase should develop, one 
of the pump lines will pulse for a length of time related 
linearly to the error and the voltage on the control line will 
be adjusted accordingly. 
Both TTL and CMOS devices are available from various 
sources which can replace the "D" flip-flops, the isolation 
diodes, and the inverter section. As the input signals pro-
vided by the variable modulus divider and the reference divider 
are all of the TTL variety, the Motorola MC4044 is selected as 
the frequency - phase comparator. This chip also contains a 
charge pump which compensates for the inability of a TTL 
40 
digital circuit to source as much current as it will sink, 
maintaining a balanced charging rate to the low pass filter 
5 during either pump up or pump down operation. 
The state transition table in simplified form is supplied 
by the manufacturer and examination reveals that the internal 
operation is identical with that of our derived example. The 
specification sheet guarantees the operation to 8 MHz which 
is far more than adequate for the requirement of 62.5 kHz. 
However, the cost of the item is approximately eight 
times the cost of the dual D flip-flop and single Nand gate 
arrangement. This factor will be disregarded in favor of the 
reduction in layout area required on the printed circuit board. 
5 Phase-Locked Loop Systems, (Phoenix, Arizona: Motorola 
Semiconductor Products, Inc., 1973) p. 21. 
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2.4 LOOP CHARACTERISTICS 
At this point the closed loop performance of the system 
will be examined. __ ~is analysis will be accomplished by con-
structing a mathematical model of the loop under linear, locked 
conditions and solving for the response to specified inputs. 
In Appendix C, the following functions were obtained 
to describe the closed system of Figure 20. 
Examining the error function, it is noted that as time 
grows large, the system phase error, after a stimulus, approaches 
zero (final value theorem). The definition of a completely locked 
system may then be taken to be when the system has zero phase 
error: 
0. (S) 
]. Kd(S) F(S) 
1 
N 
Kv/S 
0 {S) 2 DW S + W 2 
System Transfer Function: o n n ---~=~--......----"""'""":" 
Oi(S) s2 + 2 DW S + W 2 
n n 
System Error Function: 
oe(S) 52 
O • (S) = -s---2 -+-(2_D_W_)_S_+_W--::-2 
1 n n 
Figure 20. Close Loop System with Defining Equations 
0 (S) 
0 
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There are two primary disturbances which must be 
anticipated in a solution for the performance of a locked 
system: 
0. (S) /1W 
l. = s2 
A step in input phase as would 
normally be encountered when 
switching one channel increment. 
A step in frequency also occurring 
during channel change. 
Oi(S) in the system error function may be used as the 
input transient and the system error response calculated 
using the inverse Laplace of the result. For example, letting 
0 D = 1 with a phase step 1:' 
0 (S) 
e 
O(S) 
= --------s 
s2 110 110 wn 
-------------------- = ~------
s2 + (2 DW ) S + W 2 (S + Wn) - (S + W ) 2 
n n n 
Which yields (inverse Laplace): -w t 0 (t) = 110 (1 - W t) exp n 
e n 
By evaluating in this manner with D taking on various 
values, a table can be constructed for the system error response 
6 to the selected input disturbances. 
These functions, together with the loop phase error 
response versus frequency, are plotted on a computer to yield 
7 the graphs in Figures 21, 22, and 23. 
6L. A. Hoffman, Receiver Design and the Phase-Lock Loop, 
(El Segundo, Calif.: Aerospace Corporation, May 1963), p. 46. 
7Floyd M. Gardner, Phase Lock Techniques, Wiley Monograph 
Series on Electronic Circuits, (New York, N.Y.: John Wiley & Sons, 
Inc., 1966), p. 34. 
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It is apparent from Figure 23 that if the phase error 
is changing in time at a frequency greater than W , there will 
n 
be no correction voltage generated. This implies that in a 
- . -
channel change where the W presented to the phase detector is 
above some limit, the loop will lose lock and the system 
will no longer be defined by our linearized model. Examining 
the frequencies encountered in single channel changes, it is 
found that with the loop initially locked on channel N, and 
the channel is changed instantaneously to N + 1 (actually 
N + 4 due to + prescaler). 
Phase Step Error Response 
~0 (cos l1-n2 W t - D 
n v'l-D2 
D < 1 
D = 1 ~0 (1 - W t)e-Wnt 
n 
D > 1 ~0 (cosh {n2 - 1 W t - D sinh {n2 - 1 W t)e-WnDt 
n n 
Error ResEonse to Freguencx SteE 
~w 1 {1- n2 w t -DW t D < 1 sin e n w 
v'l - n2 n n 
D 1 ~w w t -w t = - e n w n 
n 
11W 1 /n2- -DW t D > 1 sinh 1 w t e n 11 {D2- 1 n n 
Table 5. Loop Error Response for Step Inputs 
1.0 -
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Figure 21. Error Due to Phase Step 
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Figure 22. Error Due to Frequency Step 
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w t 
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Error 
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n 
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(D = • 707) 
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Figure 23. Error Response of High Gain Loop 
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5.0 10.0 
47 
Fn Fn+l 
N' N'+4 (locked) (transient) ~F ~w 
168 172 62.5 kHz 61.046 kHz 1454 Hz 9135 r/s 
604 600 62.5- kHz· 62.916 kHz 416 Hz 2613 r/s 
Table 6. Frequency Relationships for Single Channel Change 
Therefore, one criteria for fast channel change is 
to select an W for the loop which is greater than the maximum 
n 
~W (9135 r/s) encountered with a single channel change. This 
selection ensures that the loop will never completely unlock 
as the channel is changed in single steps. However, a transient 
condition will exist as the loop servos the W +1 back to 
n 
62.5 kHz, the fully locked state. From Figures 21 and 22 it 
is shown that for a wide range of damping factors (D), the 
loop transient will almost completely die out in about six 
W t units. If an W of 9135 r/s is specified for the loop, 
n n 
the lock time expected would be on the order of: 
w t = 6 
n 
6 t = 9135 = .7 milliseconds 
If single channel steps were all that were to occur, 
the design for W has been established. However, the lock 
n 
time requirement must also be met when channeling from N' = 168 
to N' = 604. Proceeding as before, the relationship is 
tabulated in Table 7. 
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Fn Fn+l 
N' N'+436 (locked) (transient) llF llW 
168 604 62.5 kHz 17.384 kHz 54.116 kHz 2.8 5 x 10 r/s 
604 168 62.5 kHz 224.702 kHz 162.202 kHz 6 10 r/s 
Table 7. Frequency Relationship for Band Edge Channel Change 
It is apparent that the phase error from the phase 
detector is changing in time at a rate much greater than the 
reference frequency. For any reasonable value of W , therefore, 
n 
our loop will always lose lock when large channel increments 
are presented to the system. As the foregoing analysis holds 
only for a system which remains in lock (linear), the nonlinear 
operation of the system must be used to determine the value for 
W • If a value can be found which will achieve lock-up in 50 ms 
n 
for large channel separations, the incremental channel separa-
tions will of course be met. 
The procedure for selecting the loop constants under 
nonlinear operation will be implemented by developing a scheme 
for using the frequency information from our phase detector 
to slew the VCO to the vicinity of the proper frequency. As 
the frequency approaches the desired rate, the phase error 
from the detector will be changing at some value which will 
lie within the bandwidth of the loop filter. From the foregoing 
analysis it is apparent that lock-up then will proceed rapidly, 
on the order of milliseconds. 
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Figure 24 illustrates the equivalent circuit of the 
phase detector, loop filter, and control voltage for an unlocked 
condition. 
Pump 
Down 
2.25 volt~ 
Pump 
Up 
I 
.75 
volts 
Rl 
T 1.5 
r77volts 
R2 
Figure 24. Open toop Equivalent Circuit 
c 
In order to slew the control voltage from one end of 
the band to the other, there must be a change of ten volts on 
the output. This stems from the VCO design which specified a 
tracking voltage range of ten volts. With a substantial 
frequency error into the phase detector a constant output of 
2.25 volts will be provided to pump the low pass filter. As 
the non-inverting input to the amplifier is biased at 1.5 volts, 
there will be a potential of .75 volts tending to lower the 
control line. An analysis for the component values necessary 
to allow the .75 pump potential to lower the output 10 volts 
is easily arrived by using the Laplace technique. 
v 
out 
V. 1n 
= 
s C R2 + 1 
s c R1 = 
R2 
R1 
(transient) 
+ 1 
s c R1 
(slew rate) 
Taking the inverse Laplace of the slew rate, 
v 
out 
vin 
T 
=--RlC 
10 .05 
.75 = R1 c 
-3 R1 C = 3.8 X 10 
Selecting a value for C of 1.0 x 10-6 based on economics and 
availability, 
R1 = 3. 6 K-ohms (standard value) 
Referring to the equation for the loop frequency W 
n 
and the damping factor, it is found that both quantities are 
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dependent on VCO sensitivity and channel count N'. The values 
for W at each end of the band are easily determined. 
n 
Kd = .12 volts/rad 
Channel N' (total) 
R1 = 3.6k C = 1.0 uf W 2 = 
n 
Kv(VCO) Kd 
Kv Kd 
N C R1 
w 
n 
168 31.5 mr/s .12 2496 rad/sec 
604 15.7 mr/s .12 931 rad/sec 
Table 8. Calculated Loop Parameters 
Since D = Wn ~ c, it is desirable to select a damping factor 
which will compromise the settling times at both extremes of N. 
Setting D . = .5 Which will occur at Wn min, 
llll.n 
R2 = (.S) (2) = 1.1 K-ohms (standard value) 
(10-6 ) (931) 
51 
With this value specified the damping factor D will be .5 for 
N' = 604 and 1.35 for N' = 168, a spread which will give 
minimum overall settling times. The open loop performance 
when channeling from one end of the band to the other may 
now be summarized in Table 9. 
Initial Channel + Next Channel 
N N F w Wn D 
168 604 17.4 kHz .28 mr/s 931 r/s .5 
604 168 224.7 kHz 6 10 r/s 2496 r/s 1.35 
Table 9. Summary of Loop Parameters 
Assuming an initially locked system at the "initial 
channel", if the programmed divider is instantaneously changed 
to a count which represents the opposite end of the band, 
there will be a large frequency error presented to the input 
of the phase-frequency detector. The detector will respond 
to this frequency difference by providing an essentially 
constant "pump" to the low pass filter. The control voltage 
will then slew the VCO to the proper frequency at a rate 
determined by R1 and c. When the output frequency of the VCO 
approaches the vicinity of the channel frequency, the frequency 
difference presented to the phase detector will fall within 
the capture range of the loop (in the vicinity of Wn) and 
phase lock will be rapidly acquired. 
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Comparing the Wn at the extremes of the band to the 
Werror existing for the single channel step case, it is apparent 
that lock may be lost momentarily even for single channel 
increments. However, this presents no problem as the time 
required to re-lock from such a small frequency separation 
is very low. 
The value which was derived for Wn is actually the 
minimum value which can be used if the lock time requirement 
is to be met. Obviously if a shorter lock time were required, 
Wn could be increased. The tradeoff in this case would be 
the amount of filtering at the reference frequency provided 
by the loop. In order to keep the 62.5 kHz components generated 
by the phase detector from reaching the phase detector, Wn 
should be as low as possible. The criteria for suppression 
of spectrum-widening modulation will be covered in the analysis 
of spurious outputs. 
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2.5 SPURIOUS OUTPUTS 
One of the principle criteria for circuit operation was 
the requirement that spurious outputs - frequencies other than 
the primary carrier - can be reduced to 60 dB or more below 
the primary carrier level. These spurious outputs are caused 
by some external voltage reaching the VCO and modulating the 
frequency. This external voltage can be produced from several 
sources. 
1) Ground currents causing a difference of potential 
along circuit paths that can create an effective 
time varying phase shift within the loop components. 
2) Supply voltage lines which normally will be 
impressed with substantial TTL impulses from 
the logic. 
3) Radiation into circuit components from devices 
which have a high RF field (transmitter, modulator). 
4) Imperfections in the phase detector which will 
permit frequencies to enter the filter and VCO 
causing direct modulation on the control line. 
Of the above, 1) and 3) can rarely be predicted and a 
mechanical layout with the shielding configuration based on 
experience with past designs must be relied upon. This is 
typically the greatest difficulty as there is no method to 
reliably predict what the effect of a particular method will 
be. 
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The supply voltage to the VCO, buffers, and loop filter 
should be supplied by an on-card regulator and maintained 
completely separated from busses which provide power to the 
. . --
digital functions. 
The phase detector imperfections have a predictable 
effect and provide a means of determining the maximum performance 
which could be achieved if all mechanical and supply conditions 
were perfect. In the loop design, this effect is calculable 
and can have a great effect on the design chosen. The following 
analysis is presented to determine the sideband levels present 
in the design at this point and to determine if any modifications 
are required. 
In the following analysis, the level of the first 
sideband will be assumed to be the worst case expected and the 
object shall be to reduce this value. Higher ordered sidebands 
could be investigated using the same techniques developed here. 
Sideband level (1st) 
Carrier Level = 
Max. freq. deviation of VCO 
2 x (modulating frequency) {approx) 
A frequency existing at the output of the phase detector 
and the effect on the loop output can be modeled as in Figure 25. 
In this model, Vd. (W) is taken to be the pulse train 
1St 
from the phase detector occurring at Wref rad/sec which is the 
resulting in a peak value Vpd (W). 
0 
ref 
Phase 
Comparator 
vdist (W) 
1 
N' 
Loop 
Filter 
F(S) 
vco 
Kv/S 
Figure 25. Loop Model for Spurious Analysis 
It can easily be shown that: 
Sideband level 
Carrier level 
V W N D 
= pd n 
kd (W f)2 + 
re 
1 
(2 W ND) 2 
n (N) 
For the system of interest, the right hand side can 
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0 co 
1/2 
be reduced considerably. 
Sideband level 
Carrier level 
V W N D pd n 
Kd W f re 
See Appendix lB 
Note that the variables W and D can be used to diminish 
n 
the spurious level. However, the design has already specified 
the minimum level of W in anticipation of this restraint. Also, 
n 
any additional lowering of D severely degrades the damping 
characteristics. At this point an analysis must be made to 
determine the levels of Vpd which will be encountered. 
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In Appendix lC, it is shown that for a pulse relation-
ship as is encountered in the output of the phase detector 
(Figure 26) the applicable relationships between the pulse 
width and the peak value of the fundamental may be determined 
by the Fourier series and simplified by assuming a small pulse 
width. 
The average voltage is that voltage which the phase 
detector must supply to offset the leakage currents which 
are present in the summing junction of the low pass filter 
(Figure 27). 
v 
0 
c T 2T 
Figure 26. Finite Pulse from Phase Comparator 
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From the manufacturer's data sheet: 
MC4044 Il (Max) = 5 ua 
.1 ua 
LM308 Ib (Max) = 7 na 
Il (typ) = 
Ib (typ) = 1.5 na 
For the circuit in Figure 30, 
V = (Il + Ib) Rl = 18 mv (max) 
average 
.4 mv (typ) 
This average voltage is generated by a finite pulse 
from the phase detector which results in a static phase error. 
This finite pulse has a frequency component existing at the 
reference frequency. 
V k ref. = 2 V = 36 mv (max) and .8 mv (typ) pea ave 
With no additional filtering, the peak voltage results 
in a set of FM sidebands on the primary carrier. 
Sideband level (dB) 
Carrier level 
Max S/C (dB) 
Typ S/C (dB) 
V akW ND 
20 1 pe n 
= oglO -Kd W f 
re 
N = 168 N = 604 
-7.2 dB -13.3 dB 
-40. dB -46. dB 
In view of these levels of suppression, there are two 
methods available for preserving the use of the MC4044 in the 
system. 
1) The MC4044 must be selected to a leakage specification. 
2) Additional filtering must be provided. 
Rl = 3600 R2 
IL 
IB 
Figure 27. Offset Currents in Low Pass Filter 
If additional filtering is used, the break frequency 
must be far removed from the loop corner frequency in order 
to prevent modification of the loop characteristics. The 
effect may be seen by a Bode plot analysis of the transfer 
function and with a determination of the gain-phase margin. 
A good rule of thumb, however, is to place the corner of the 
8 
added filter at a minimum of about 5 W of the loop. If a 
n 
single pole low pass filter were placed at about 2 kHz, this 
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would provide additional suppression of the reference component 
of: 
Additional Supp. = n 20 log [Wc/Wref] = 30 dB 
This low pass filter is shown implemented into the input 
of the loop filter in Figure 28. 
8 MOtorola, Phase Locked Loop Systems, p. 29. 
c 
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1800 1800 R2 c 
.1 mf 
Figure 28. Low Pass Network in Loop Filter 
With this modification to the loop filter and the 
selection of the phase comparator to a leakage current specifi-
cation, typical suppression will be greater than 70 dB. 
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2.6 PERIPHERAL CIRCUITRY 
The following sections of the frequency synthesizer are 
not covered in the ~~eceeding sections on design as they 
represent a variety of disciplines which are not necessarily 
basic to the synthesizer design. For the sake of completeness 
however, a brief description of these circuits will be included 
here. 
A) Offset Oscillator 
The offset oscillator configuration chosen is a 
crystal controlled Colpitts oscillator using a fifth 
overtone crystal at 83.250 MHz. Bias values are 
selected to limit the amplitude of the oscillations 
by the available current providing a more predictable 
tuning response by maintaining the transistor out of 
saturation during all portions of the R F cycle. 
b) Tripler 
A PNP transistor is used as a tripler to raise 
the oscillator frequency of 83.250 MHz to the required 
frequency of 249.750 MHz. A double tuned circuit 
assures the suppression of other products which could 
otherwise reach the mixer. 
C) Mixer 
A double balanced mixer is employed which provides 
greater than 30 dB port to port isolation, preventing 
the offset oscillator frequency from reaching the VCO 
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buffers and appearing on the desired output channel 
as an unwanted spurious output. The mixer intermediate 
frequency is fed into a 50 ohm low pass filter to allow 
only the desired difference frequency (10 - 39 MHz) to 
reach the logic sections. 
D) Wideband Amplifier and Divide by Four 
A cascaded triple line receiver (ECL) is biased 
with the first two sections in the linear mode. This 
approach enables full ECL logic level swings on the 
output with approximately 5 millivolts of input from 
the mixer. The last receiver section provides an input 
to an ECL divide by four which prescales the input 
frequency to the 2.5 to 10 MHz range required by the 
programmable divider. 
E) ECL - TTL Converter 
A base driven transistor circuit which is DC biased 
at the nominal TTL transition level is used to raise 
the ECL level logic swing to acceptable TTL levels. 
A Nand gate also biased at the transition point is 
used to buffer the output and provide drive capability 
for the various loads involved. 
F) Reference Oscillator and Divider Chain 
A crystal controlled Pierce oscillator operating in 
the fundamental mode at 4 MHz is used to drive a field 
effect device which is capable of clocking a TTL divide 
by four ripple counter. The 1.0 MHz output is used 
to clock a divide by sixteen ripple counter which is 
decoded to provide a reference frequency output of 
62 
62.5 kHz. Another decoded output provides a comparison 
window for the lock detector. 
G) VCO Buffers 
Three common base amplifiers are cascaded to 
provide the required power gain and isolation in each 
of two channels. The first channel, which is used 
in the synthesizer loop, effectively isolates all 
mixer products from reaching the VCO. The second 
channel is used to provide the required bandwidth 
and power gain to drive the transmitter - multiplier 
chain. 
H) Voltage Regulator 
An integrated circuit voltage regulator is used to 
provide on-card regulation for the supply voltages of 
the VCO and buffers. Any undesirable noise on the 
+12 volt and the -12 volt lines is effectively 
eliminated on the +8 volt and the -8 volt lines. 
63 
Figure 29. Total System Schematic 
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SUMMARY 
The frequency synthesizer designed in this report has 
been built and tested for all desired performance parameters from 
-45 degrees Centigrade to +55 degrees Centigrade. All specifica-
tions were met and the performance regarding lock times and 
spurious outputs were as predicted by the preceeding derivations, 
allowing for component tolerance which created only minor and 
acceptable differences from calculated values. 
Additionally, the synthesizer was installed into the 
total DME system mounted in an aircraft which was test flown to 
monitor performance. No deviation from expected results was 
created by the synthesizer operation and accurate measurements 
of the distance and speed information relative to a number of 
ground based stations were made confirming the system concept 
used in the design. Production of the system in quantity 
should begin in early 1976 and no synthesizer changes are 
anticipated. 
In the course of the synthesizer development, two 
patent applications were disclosed to the Bendix Corporation 
in the name of the author. One disclosure was concerned with 
a method of detecting a locked loop in transient noise which 
is incorporated in the system. The second disclosure concerned 
and improved frequency-phase comparator which was a result of 
the research done on that portion of the system. 
APPENDIX A - APPROXIMATION FOR SMALL INDEX OF MODULATION 
For small indices of modulation: 
Jl (B) B 
JO (B) = 2 where B = index of modulation _~£ · carrier · (max) 
- modulation freq. 
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9
schwartz, M., Information Transmission, Modulation, and 
Noise (New York: McGraw-Hill Book Company, 1959), pp. 123-129. 
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APPENDIX B - DERIVATION OF SIDEBAND TO CARRIER RATIO 
0vco = Output phase of VCO = 0steady state + 0disturbance 
In this model the disturbance is occurring at W f re 
0
vco = 0 + Od Sin (W f ss re t) 
d <0vco) 
wvco = = Od W Cos (W f t) dt ref re 
Peak deviation = W k VCO = Od W f p re 
From Figure 25, 
0
vco 
vdist 
F(s) Kv/s F(s) Kv 
=-----~--~~=------------:---~ 1 + (Kv .Kd F(s)] s + [Kd Kv F(s)] 
(s N') N' 
Letting s = jw 
0
vco 
vdist 
= F(s) Kv 
Solving for the 
0
vco 
= 
vdist 
In this 
where R2 
Substituting: 
response at the reference frequency: 
1 1/2 
F(W f) Kv 
[ Wre/ + {Kv KdN!(Wref))2] re 
R2 
system, F(W ) =-
ref R1 
= 2 D Rl = Kd Kv 
W C N' W 2 C 
n n 
N' W D 
n 
R2 2 N' W D 
-= n R1 ----Kd Kv 
= -Kd-/'1""""2-
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The peak disturbance Od occurs when V V ( k) dist = pd pea 
2 V d N' W D OVCO (peak) = Od = _ __.P~ __ n __ 1/2 
Kd 
Since Wpk W 2 V N' W D 1/2 = Od W f = ref pd n [ 1 ~ 
re Kd wr!f + (2 Wn D)iJ 
Sideband level Jl (B) B wk 
= = = p Carrier level JO (B) 2 2 w d mo 
w = w 
mod reference 
vpd N' W D [ Sideband level n 1 = Carrier level Kd W 2 + (2 W D) 2 ref n 
For this system, W f is much greater than 2 W D • 
re n 
Approximating, 
Sideband 
Carrier = 
V d N' W D P n 
Kd W f re 
1/2 
If V f is the peak phase 
re 
detector voltage on the control line 
Sideband 
Carrier = 
v 
ref 
V f Kv re 
2 w f re 
= V R2 = [2 N' Wn D 
pd RI Kv Kd 
APPENDIX C - DERIVATION OF AVERAGE VOLTAGE TO PEAK VOLTAGE 
FOR SMALL PULSE 
v 
0 c T T+C 
Figure 30. Finite Pulse for Fourier Analysis 
The Fourier Series of the following pulse train is 
analyzed to arrive at a peak value of the frequency component 
of the repetition rate (W f). 
re 
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inf 
F(x) = A~+ l 
n+l 
[An C 
(2 Pi x) + B Si (2 Pi X) ] 
os (T) n n (T) 
where 2 AN=-T 
2 BN =-T 
2 For AO, AO =-T 
v 
c f 
0 
c 
f 
0 
c 
f 
0 
= Therefore, average 
F(x) Cos (2 n Pi x) dx (T) 
F(x) Sin (2 n Pi x) dx (T) 
c 
V Cos (0) 2 [ dx =-T 
0 
AO cV 
-=-2 T 
xV = 2 c v T 
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For the fundamental, n=l 
2 A1 =-T 
c f _ 
0 
c 
Bl = ~ f 
0 
V Cos (2 Pi x) dx = VPi Sin (2 Pi c/T) (T) 
V Sin (2 Pi x) dx = VPi (1 - Cos (2 Pi c/T) ) (T) 
The equation for the fundamental component therefore is: 
F(x) = V Sin (~iPi C/T) Cos (2 Pi x) + V(l-Cos(2 Pi c/T) Sin (2 Pi x) 
(T) Pi (T) 
If c is very much less than T, 
Sin (2 Pi c/T) = (approx.) = 2 Pi c T 
Cos (2 Pi c/T) = (approx.) = 1 
Substituting, 
F(x) = C (2 Pi x) +a] OS (T) 
Comparing: V = 2 V for very small c peak average 
= 
2 v c T peak value 
APPENDIX D - LOOP DYNAMIC EQUATIONS 
The derivation for the transfer functions for the 
various blocks of tQe_digitally divided phase locked loop 
proceed as follows: 
0 (s) 
e 
G(s) 
H(s) 
Figure 31. General Phase Locked Loop 
G(s) VCO transfer function 
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0 (s) 
0 
H(s) Transfer function of the feedback path from VCO 
output to phase detector input. In this model 
1 H(s) = N'' the division ratio of the divider. 
From the servo theory, the following relationships are 
obtained: 
0 (s) 
e 
0 (s) 
0 
Phase detector error signal 
VCO output signal 
Reference input signal 
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Expanding the model in Figure 31 to fit the basic model 
presented in Section 1.3 and using Laplace notation for the 
transfer functions qf_the various sections, Figure 32 is 
obtained. 
r 
L 
- - -
Phase 
Detector 
Kd(s) 
- -
0 (s) 
e 
1 
I 
J 
1 
N 
Low Pass 
Filter 
F(s) 
Figure 32. Digital Phase Locked Loop 
The basic loop equations become: 
_
0 o_<_s_) = Kv Kd F (s) 
Oi (s) s + Kv Kd F(s) 
N' 
0 (s) 
e s 
---- = ------""!"""'"~ O.(s) s + Kv Kd F(s) 
1 N' 
vco 
Kv/s 
To determine the transfer function of the low pass filter, 
a configuration shall be employed using an operational amplifier. 
This configuration is presented in Figure 33. For a high gain 
0 (s) 
0 
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amplifier the transfer equation of the low pass filter becomes: 
F( ) = s C R2 + 1 
s s C Rl 
The loop transfer function then becomes: 
0o(s) Kv Kd (s C R2 +1) Kv Kd (s C R2 + 1) 
--~~ = ------~------~------ = ------------~------~-------
0i (s) s 2 + Kv Kd (s C R2 + 1) s 2 C Rl + s(Kv Kd C R2) + Kv Kd 
N' N' N' 
Drawing on servo terminology, this has the form: 10 
2DW s+W
2 
H(s) = n n 
----~----~------
s2 + 2 D W s + W 2 
n n 
Rl R2 c 
Input 
Figure 33. Low Pass Filter 
where w is the natural frequency of the loop and D is the damping 
n 
factor. 
In this case w 2 
n 
= 
Kv Kd 
N'C Rl and D = 
10Gardner, Phaselock Techniques, P· 9. 
R2CWn 
2 
Note that here there are three components which can be 
independently selected to set both the natural frequency 
and damping factor. 
73 
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